Dual Coding Technique to Reduce Dynamic Power Dissipation and Delay in Network on Chip (NOC)

Tanu Verma
Electronics and Communication Department
Techno India NJR Institute of Technology
Udaipur, Rajasthan (India)
Email: vermatanu661515@gmail.com

Abstract—In a typical bus system of NOC, 10% of the power dissipation is static or leakage and 90% is dynamic power. Hence Dynamic power dissipation reduction is main objective of our current research work. In our current research work power dissipation is reduced in deep submicron (DSM) technology. It has been found that 75% of dynamic power dissipation is due to coupling transitions whereas only 25% is due to self-transitions. This paper develops a novel technique, Dual Coding algorithm, in which inter-wire capacitance considers sufficiently and reduces the average power dissipation due to coupling transition approximately up to 66.66% for 8-bit and 16 bit wide data bus, 63.63% for 32-bit wide data bus, 56.66% for 64-bit wide data bus and delay by 13%-13.63% for 8 bit, 16 bit, 32 bit and 64 bit wide data bus with an additional area penalty. The effectiveness of coding method has been tested using MATLAB. Transmission results are tested on bus of network on chip which is simulated on Xilinx and implemented on FPGA.

Keywords- Inter-wire capacitance, substrate capacitance, low power switching.

I. INTRODUCTION

With technology enhancement in CMOS integrated circuit design power dissipation, cross-talk, size and delay has emerged as major issues to be considered. In any CMOS VLSI circuitry, the major sources of power dissipation [1][2] are identified as:

\[ P_{\text{diss}} = P_{\text{static}} + P_{\text{dynamic}} + P_{\text{leakage}} + P_{\text{shortcut}} \]  

(1)

The bus wires which are located close to each other, forms parallel plate capacitor known as inter-wire capacitance or coupling capacitance (\(C_L\)) which is more governing as compare to self or substrate capacitance (\(C_s\) or \(C_c\)) [2]. So in DSM technology more power is dissipated in the form of dynamic power for discharging and charging node capacitances [9]. This dynamic power is given by: [1]-[8]

\[ P_{\text{dynamic}} = \alpha * V_{\text{DD}}^2 * f * C_L \]  

(2)

Where:

\(\alpha\) = Switching factor.
\(C_L\) = Load capacitance.
\(f\) = Frequency of operation.
\(V_{\text{DD}}\) = Supply voltage.

\(\alpha\) is switching or transitioning factor. This switching factor depends on two type of transition as Self transition (\(\alpha_s\)) and Coupling transition (\(\alpha_c\)). Switching factor is given by:

\[ \alpha = \alpha_s * C_L + \alpha_c * C_c \]  

(3)

Here is the new expression for dynamic power dissipation in terms of Self and Coupling Transition:

\[ P_{\text{dyn}} = [\alpha_s C_L + \alpha_c C_c] * V_{\text{DD}}^2 * f \]  

(4)

\(C_c\) = Coupling Capacitance or Inter-Wire Capacitance
\(f\) = Clock Frequency
\(V_{\text{DD}}\) = Supply Voltage
\(\alpha_c\) = Coupling transition activity factor.
\(\alpha_s\) = Self transition activity factor. [3][5][6]

Where,

\[ P_{\text{dyn}} = \alpha_c C_c * V_{\text{DD}}^2 * f \] Watt  

(5)

is the dynamic power dissipation due to self-transition.

\[ P_{\text{dyn}} = \alpha_c C_c * V_{\text{DD}}^2 * f \] Watt  

(6)

is the dynamic power dissipation due to coupling-transition and our aim is to reduce dynamic power dissipation due to coupling transition.

We know that the factors like \(V_{\text{DD}}\) and \(f\) are specific to a particular technology and cannot be altered for a particular purpose so therefore for reducing power dissipation, our main focus will be reducing the transition activity \(\alpha\) as whenever a data bit is transmitted on a bus wire, the charging and discharging of this wire capacitance, self capacitance and coupling capacitance, results in power consumption. Dual Coding Technique is introduced to reduce dynamic power dissipation by reducing Coupling Transition activity \(\alpha_c\). Techniques to reduce power dissipation were well explored in the literatures like [7] offers a TSC (Two Stage Coding) technique. Literature [8] introduced a technique in which data bus is first divided into two group as odd group and even group and then invert the data or send it as it is according to cases. Paper [9] developed a mathematical model for a memoryless encoding scheme and proposed a novel partitioning method for reducing the transition energy. Literature [10] explored a technique in which input data bits coded in four different ways such as Original Data, Invert Data, Ex-Oring with some code words and Ex-Oring with another code words and then send all the four results in comparator mode, which compares power dissipation value. The lowest of the four results decides the value of encoded
data. Literature [11] proposed an octo coding technique to reduce the hamming distance, in which input data bits coded in eight different ways such as Invert, Swap, Invert even position, Invert odd position, Rotate left with invert, Rotate Right with invert, Circular Left Shift and Circular Right Shift based. Technique resulting in maximum reduction in power dissipation is selected. Technique introduced in paper [6] is Quadro Coding, in this method, the applied input data is coded in four different ways and the coding resulting in maximum reduction in transition activity is selected.

As in CMOS VLSI circuits, the dynamic power dissipation contributes a significant fraction in the overall power dissipation. In dynamic power dissipation it has been found that 75% of the power dissipation is due to the coupling capacitance whereas only 25% is due to self capacitance. The purpose of present paper is to propose a technique, Dual Technique, which attempts to reduce the number of effective coupling transitions (1 \rightarrow 0 or 0 \rightarrow 1) between adjacent bus because in DSM technology the interconnect capacitance or coupling capacitance is more dominant than self one.

The rest of the paper is organized as follows: The bus model is explained in section II. The proposed model is well explored in section III. Methodology is explained in section IV. The results and discussions are provided in section V and conclusions are made in section VI.

## II. BUS MODEL

A lucid bus line model [1][6] has been used to estimate dynamic power dissipation which in general consists of n number of parallel adjacent lines with a bus driver and number of repeaters as shown in figure 1.

The distributed model of DSM bus line, in terms of RLC, is shown in fig.2. The bus lines can be assumed to be lossy, distributed, capacitively and inductively coupled which interact strongly with each other through parasitic capacitances and inductances. In the well-known model of DSM bus lines [12][13] the interconnect coupling capacitance \( C_c \) is strongly dependent on the inter–wire separation, whereas the lumped grounding capacitance \( C_S \) is a weak function of inter–wire separation.

The simple bus model including the effect of self-capacitance \( C_S \) from each bus line to ground and coupling capacitance \( C_C \) between two adjacent bus lines are shown in figure 3 [10][11][14]. Where \( V_1, V_2, V_3, \ldots, V_n \) are the node voltages.

There are some limitations in previous method as no. of transitions was more so as dynamic power dissipation was very high.

## III. PROPOSED MODEL

The main goal of the proposed scheme is to make data less correlated i.e. to make transitioning of data smoother. The proposed encoding scheme is as follows:

### A. Encoder-

Fig.2. RLC Model for DSM Bus

Fig.3. Self Capacitance and Coupling Capacitance in Bus Model
Let D be the n bit data on the bus to be transmitted at time t and X be the encoded data. The n bit data on the bus is divided into a subset of four bits from right to left and for each subset count the number of zeroes and ones. Now for encoding purpose nth (right most) bit is encoded as it is i.e. X(n)=D(n), and the following operations are performed to encode rest of data bits from right to left according to different conditions:

\[ X(P) = D(P) \text{ XOR } X(P+1) \]  \hspace{1cm} (7)
\[ X(P) = D(P) \text{ XNOR } X(P+1) \]  \hspace{1cm} (8)

Where P gives the position of the data bit varies from n-1 to 1. In the subset

- If number of 0’s > number of 1’s then operation (7) is applied in corresponding subset.
- If number of 0’s < number of 1’s then operation (8) is applied corresponding subset.
- If number of 0’s = number of 1’s then count the number of transition in subset and if,
  - Number of transitions > 1 then operation (7) is applied in the corresponding subset.
  - Number of transitions = 1 then operation (8) is applied in the corresponding subset.

Control bit 1 is associated with the subset if operation (7) is applied and 0 is associated if operation (8) is applied for decoding purpose. The control bit of each subset gives information about the operation performed on the corresponding subset. So due to control bit, length of encoded data X would be n+n/4.

**B. Decoder**

For the decoding purpose encoded data is again divided into subsets from right to left. Then, nth bit is decoded as it is i.e. D(n) = X(n) and according to the control bit of each subset, original data is recovered by using anyone of the operation:

\[ D(P) = X(P) \text{ XOR } X(P+1) \]  \hspace{1cm} (9)

Where P gives the position of data bit varies from n-1 to 1. If control bit of corresponding subset is 1 then operation (9) is applied and if it is 0 then operation (10) is applied.

**IV. METHODOLOGY**

In order to carry out the experiment and the target, following steps were involved.
1. Developed the MATLAB script for the encoder.
2. Developed the MATLAB script for the decoder.
3. Analysis of reduction in dynamic power dissipation using simulation tool MATLAB. For delay analysis, transmission results are tested on bus of network on chip which is simulated on Xilinx and implemented on FPGA.

**V. SIMULATION RESULT AND DISCUSSION**

**A. Result Analysis for Dynamic Power Dissipation**

The coding scheme is implemented and simulated using MATLAB tool. The simulation has been tested against approximately 10,000 different input vectors and it was observed reduction in coupling transition is guaranteed in most of the cases.

Table 1 shows the simulation results of 8 bits, 16 bits, 32 bits and 64 bits data and percentage reduction in dynamic power dissipation due to reduction in coupling transition:

<table>
<thead>
<tr>
<th>Number of Bits in Data</th>
<th>Original Data</th>
<th>Number of Transitions in Original Data</th>
<th>Encoded Data</th>
<th>Number of Transitions in Encoded Data</th>
<th>% Reduction in Dynamic Power dissipation due to reduction in Coupling Transition</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>00011101</td>
<td>3</td>
<td>00000001</td>
<td>1</td>
<td>66.66</td>
</tr>
<tr>
<td>16</td>
<td>10110100</td>
<td>9</td>
<td>11000111</td>
<td>3</td>
<td>66.66</td>
</tr>
<tr>
<td>32</td>
<td>11011000</td>
<td>11</td>
<td>00111000</td>
<td>4</td>
<td>63.63</td>
</tr>
<tr>
<td>64</td>
<td>11110100</td>
<td>30</td>
<td>00000111</td>
<td>13</td>
<td>56.66</td>
</tr>
</tbody>
</table>

Using formula given in equation 6, we can calculate the dynamic power dissipation of NOC, due to coupling transition, designed on Xilinx with certain specifications:

- Load Capacitance \( C_c \) = 1\( \mu \)F,
- Supply Voltage \( V_{DD} \) = 5 V,
Operating frequency $f = 193 \times 10^6$ Hz.

For transitions i.e. $\alpha_c$, we have observed various conditions, number of transitions in original data and number of transitions in encoded data for different bus width. When we reduce the switching activity of NOC, using Dual Coding Technique, by that time we get reduction in dynamic power dissipation which can be calculated using formula given in equation 6. In this way we get the $\%$ reduction in dynamic power dissipation.

**COMPARATIVE ANALYSIS**

Following tables shows the comparison of proposed technique with different existing techniques for different bus width.

### 1. FOR 8 BITS

Comparison Results for $\%$ Reduction in Power Using Memory less Interconnect Encoding Scheme, Novel Bus Coding for Nanometer Technology, Octo-Coding Method, Quadro Coding Technique and Proposed Dual Coding Technique.

<table>
<thead>
<tr>
<th>Coding Techniques</th>
<th>Proposed Technique</th>
<th>$%$ Reduction in Average Power</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory less Interconnect Encoding Scheme</td>
<td>Dual Coding Technique</td>
<td>22</td>
</tr>
<tr>
<td>Novel Bus Coding for Nanometer Technology</td>
<td>Dual Coding Technique</td>
<td>54</td>
</tr>
<tr>
<td>Octo-Coding Method</td>
<td>Dual Coding Technique</td>
<td>49</td>
</tr>
<tr>
<td>Quadro Coding Technique</td>
<td>Dual Coding Technique</td>
<td>36</td>
</tr>
</tbody>
</table>

We compare the results of proposed technique i.e. The Dual Coding Technique, with previous techniques for 8 bits bus width. Comparison graph is given below:

![Comparison between Techniques for 8 Bits](image)

From Fig. 6, we can easily conclude that we get maximum power reduction through this novel technique (Dual Coding Technique).

### 2. FOR 16 BITS

Comparison Results for $\%$ Reduction in Power Using Novel Bus Coding for Data Transmission, Memory less Interconnect Encoding Scheme, Novel Bus Coding for Nanometer Technology, Octo-Coding Method, Quadro Coding Technique and Proposed Dual Coding Technique.

<table>
<thead>
<tr>
<th>Coding Techniques</th>
<th>Proposed Technique</th>
<th>$%$ Reduction in Average Power</th>
</tr>
</thead>
<tbody>
<tr>
<td>Novel Bus Coding for Data Transmission</td>
<td>Dual Coding Technique</td>
<td>24</td>
</tr>
<tr>
<td>Memory less Interconnect Encoding Scheme</td>
<td>Dual Coding Technique</td>
<td>20</td>
</tr>
<tr>
<td>Novel Bus Coding for Nanometer Technology</td>
<td>Dual Coding Technique</td>
<td>43</td>
</tr>
<tr>
<td>Octo-Coding Method</td>
<td>Dual Coding Technique</td>
<td>49</td>
</tr>
<tr>
<td>Quadro Coding Technique</td>
<td>Dual Coding Technique</td>
<td>23</td>
</tr>
</tbody>
</table>

We compare the results of proposed technique i.e. The Dual Coding Technique, with previous techniques for 16 bits bus width. Comparison graph is given below:
From Fig. 7, we can easily conclude that we get maximum power reduction through this novel technique (Dual Coding Technique).

### 3. FOR 32 BITS

Comparison Results for % Reduction in Power Using Novel Bus Coding for Data Transmission, Memory less Interconnect Encoding Scheme, Novel Bus Coding for Nanometer Technology, Octo-Coding Method, Quadro Coding Technique and Proposed Dual Coding Technique.

<table>
<thead>
<tr>
<th>Coding Techniques</th>
<th>% Reduction in Average Power</th>
<th>Proposed Technique</th>
<th>% Reduction in Average Power</th>
</tr>
</thead>
<tbody>
<tr>
<td>Novel Bus Coding for Data Transmission</td>
<td>24</td>
<td>Dual Coding Technique</td>
<td>63.63</td>
</tr>
<tr>
<td>Memory less Interconnect Encoding Scheme</td>
<td>20</td>
<td>Dual Coding Technique</td>
<td>63.63</td>
</tr>
<tr>
<td>Novel Bus Coding for Nanometer Technology</td>
<td>32.10</td>
<td>Dual Coding Technique</td>
<td>63.63</td>
</tr>
<tr>
<td>Octo-Coding Method</td>
<td>49</td>
<td>Dual Coding Technique</td>
<td>63.63</td>
</tr>
<tr>
<td>Quadro Coding Technique</td>
<td>15</td>
<td>Dual Coding Technique</td>
<td>63.63</td>
</tr>
</tbody>
</table>

We compare the results of proposed technique i.e. The Dual Coding Technique, with previous techniques for 32 bits bus width. Comparison graph is given below:

From Fig. 8, we can easily conclude that we get maximum power reduction through this novel technique (Dual Coding Technique).

### 4. FOR 64 BITS

Comparison Results for % Reduction in Power Using TSC Technique, Memory less Interconnect Encoding Scheme and Proposed Dual Coding Technique.

<table>
<thead>
<tr>
<th>Coding Techniques</th>
<th>% Reduction in Average Power</th>
<th>Proposed Technique</th>
<th>% Reduction in Average Power</th>
</tr>
</thead>
<tbody>
<tr>
<td>TSC technique</td>
<td>17.34</td>
<td>Dual Coding Technique</td>
<td>56.66</td>
</tr>
<tr>
<td>Memory less Interconnect Encoding Scheme</td>
<td>21</td>
<td>Dual Coding Technique</td>
<td>56.66</td>
</tr>
</tbody>
</table>

We compare the results of proposed technique i.e. The Dual Coding Technique, with previous techniques for 64 bits bus width. Comparison graph is given below:
From Fig. 9, we can easily conclude that we get maximum power reduction through this novel technique (Dual Coding Technique).

**B. Result Analysis for Delay**

For delay analysis, transmission results are tested on bus of network on chip which is simulated on Xilinx and implemented on FPGA. The simulation has been tested against approximately 10,000 different input vectors and it was observed delay reduction is guaranteed in all the cases. Table 6 shows the simulation results of 8 bits, 16 bits, 32 bits and 64 bits data and percentage reduction in delay:

**TABLE VI RESULTS OF % REDUCTION IN DELAY FOR DIFFERENT BUS WIDTH USING DUAL CODING TECHNIQUE**

<table>
<thead>
<tr>
<th>Number of Bits in Data</th>
<th>Original Data</th>
<th>Delay (ns)</th>
<th>Encoded Data</th>
<th>Delay (ns)</th>
<th>% Reduction in Delay</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>00001101</td>
<td>2.853</td>
<td>00000001</td>
<td>2.464</td>
<td>13.63</td>
</tr>
<tr>
<td>16</td>
<td>10110100</td>
<td>4.968</td>
<td>11000011</td>
<td>4.322</td>
<td>13.00</td>
</tr>
<tr>
<td></td>
<td>00111100</td>
<td>6.247</td>
<td>00111000</td>
<td>5.396</td>
<td>13.62</td>
</tr>
<tr>
<td>32</td>
<td>11110100</td>
<td>9.758</td>
<td>00000111</td>
<td>8.435</td>
<td>13.55</td>
</tr>
<tr>
<td></td>
<td>10001000</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>01000010</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>11011000</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>11110100</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>00011101</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**VI. CONCLUSION**

This paper presents a Dual Coding Technique which makes efforts to reduce dynamic power consumption due to coupling transitions in deep submicron (DSM) technology. The proposed technique simply uses XOR and XNOR operations according to conditions to achieve the objective. Results of Dual Coding Technique are very efficient and useful to reduce power dissipation up to 66.66% for 8-bit and 16 bit wide data bus, 63.63% for 32-bit wide data bus, 56.66% for 64-bit wide data bus and delay by 13% - 13.63% for 8 bit, 16 bit, 32 bit and 64 bit wide data bus with an additional area penalty.

**REFERENCES**


