

# Design and Implementation of Soft Switching Boost Converter

P. Usha  
Professor,  
Dept. of EEE

Dayanada sagar college of Engineering, Bangalore  
*pu1968@yahoo.co.in*

Priyanka. K  
student,  
Dept. of EEE

Dayanada sagar college of Engineering, Bangalore  
*Priyanka.priya127@gmail.com*

**Abstract**—The design and implementation of closed loop soft switching boost DC-DC converter have been proposed. The steady state analysis of open loop converter with operational modes are evaluated. Equations for the design of all the circuit parameters are attained and discussed in details for simulation and experimental purpose. The proposed circuit has resonant circuit which has one inductor and two capacitors to achieve soft switching of converter by operating it at zero voltage condition..

**Keywords**— Positive output voltage, Voltage, stability, voltage stress.

\*\*\*\*\*

## 1. INTRODUCTION

A boost converter is generally a DC-DC converter that produces output voltage based on the supplied input voltage. Lower voltage gain is a drawback for stepping converters in several applications. Various converter technologies are established to meet the limitations. DC/DC converters are widely used in many applications.

In special applications, such as military affairs, aerospace, winches, sensitive control instrumentation, renewable energy interfaced devices, and motor speed control, dc/dc converters are efficiently being utilised [1–4]

Reducing or eliminating the switching losses will be possible if the product of the voltage and current of the switch is zero right before the transition. In order to realise the soft-switching feature, many techniques have been presented in the literature, which all are based on three main categories: zero-voltage switching (ZVS), zero-current switching (ZCS), and zero-voltage zero-current switching. By ZVS, high-frequency switching is possible for the MOSFETs. Thus, the size of the converter is decreased, without any increase in switching losses. In addition, insulated gate bipolar transistors (IGBTs) are the most appropriate switches for providing ZCS conditions [5]

By adding a clamp diode, voltage oscillations on the diode will be removed, but the ZVS range for both switches decreases. The clamp diode increases the freewheeling current, which results in higher conduction losses. The main switch in series with auxiliary one leads to high conduction losses. In the structure presented in [6], the clamping circuit is complicated, and there are many elements. Moreover, because of high-voltage stress on the clamping diode, costs and conduction losses are accordingly high. By adding a resonant circuit, ZVS conditions are provided, but the auxiliary circuits are complicated and have very high-voltage stresses. [5-9]

In [7], a soft-switching bidirectional dc/dc converter has been presented, which utilises an auxiliary active lossless snubber circuit, in order to provide soft-switching conditions. In this converter, the switches are turned on with ZVS, but due to not having ZCS conditions, the turning off transitions are lossy. In this structure, the large number of the semiconductors and energy storage devices lead to more complexity, high losses, and high costs. In this paper, according to the usage of auxiliary elements and resonant circuit, ZVS conditions have been provided for the switches. Theoretical analysis of the operating modes shows that high current and voltage stresses can significantly be reduced, during the transitions. The design considerations have been proposed in detail. [10]

## 2. Soft Switch DC-DC Boost converter

In Fig. 1,  $V_i$  is the input dc voltage,  $S_1$  is the auxiliary switch,  $C_1$  parallel capacitor of  $S_1$ ,  $D_1$  and  $D_2$  are auxiliary elements for resonant circuit,  $L_1$  is the resonant inductor,  $S_2$  is the main switch,  $C_2$  is the parallel capacitor of  $S_2$ ,  $D_0$

is the output diode,  $L$  is the filter inductor,  $C_o$  is the filter capacitor, and  $R$  is the load resistance.

### 2.1 Analysis of the converter

#### Mode 1 ( $0 \leq t < t_1$ )

In this operating mode,  $S_1$ ,  $S_2$ , and  $D_o$  are on, while  $D_1$  and  $D_2$  are off. The voltages across  $S_1$  and  $C_1$  ( $v_{S1} = v_{C1}$ ),  $S_2$  and  $C_2$  ( $v_{S2} = v_{C2}$ ), and  $D_o$  ( $v_{D_o}$ ) are zero, as well as the currents through  $C_1$  ( $i_{C1}$ ),  $C_2$  ( $i_{C2}$ ),  $D_1$  ( $i_{D1}$ ), and  $D_2$  ( $i_{D2}$ ). Moreover, according to this figure, it can be written as

$$v_{L1} = -v_{D1} = -v_{D2} = V_o \quad (1)$$




Fig1: Soft switch DC-DC converter

#### Mode 2 ( $t_1 \leq t < t_2$ )

In this operating mode,  $S_1$  and  $S_2$  are on, while  $D_1$ ,  $D_2$ , and  $D_o$  are off. According to Fig. 1b,  $v_{S1}$  and  $v_{S2}$  are zero, as well as  $i_{C1}$ ,  $i_{C2}$ ,  $i_{D1}$ ,  $i_{D2}$ , and  $i_{D_o}$ . In addition,  $i_{S1}$ ,  $i_{S2}$ , and  $i_{L1}$  are equal to  $I_i$ . The current through  $L_1$  has a constant value, thus the voltage across it ( $v_{L1}$ ) will be zero. Consequently, based on Fig. 1b,  $v_{D1}$  and  $v_{D2}$  will be zero, too. Therefore, according to KVL,  $v_{D_o}$  will be  $-V_o$ .

#### Mode 3 ( $t_2 \leq t < t_3$ )

In this operating mode,  $S_1$  and  $D_1$  are on, while  $S_2$ ,  $D_2$ , and  $D_o$  are off. According to Fig. 1b,  $v_{S1}$  and  $v_{D1}$  are zero, as well as  $i_{S2}$ ,  $i_{C1}$ ,  $i_{D1}$ ,  $i_{D2}$ , and  $i_{D_o}$ . In addition,  $i_{S1}$ ,  $i_{C2}$ , and  $i_{L1}$  are equal to  $I_i$ . The current through  $L_1$  has a constant value. Thus, the voltage across it ( $v_{L1}$ ) will be zero. The current through  $C_2$  has a constant value, so according to KVL, the voltage across it ( $v_{C2}$ ) can be calculated as follows:

$$V_{S2} = V_{C2} = -V_{D2} = \frac{I_i}{C_2} t \quad (2)$$

#### Mode 4 ( $t_3 \leq t < t_4$ )

In this operating mode,  $S_1$ ,  $D_1$ , and  $D_o$  are on, while  $S_2$  and  $D_2$  are off. According to Fig. 1b,  $v_{S1}$ ,  $v_{D1}$ , and  $v_{D_o}$  are zero, as well as  $i_{S2}$ ,  $i_{C1}$ , and  $i_{D2}$ . In addition,  $i_{S1}$ ,  $i_{D1}$ ,  $i_{D_o}$ , and  $i_{L1}$  are equal to  $I_i$ . The voltage across  $C_2$  is equal to  $V_o$ , which means the current through it is zero.

#### Mode 5 ( $t_4 \leq t < t_5$ )

In this operating mode,  $D_1$  and  $D_o$  are on, while  $S_1$ ,  $S_2$ , and  $D_2$  are off. Noticing Fig. 1b,  $v_{D1}$  and  $v_{D_o}$  are zero, as well as  $i_{S1}$ ,  $i_{S2}$ , and  $i_{D2}$ . The voltage across  $C_2$  is equal to  $V_o$ , which means the current through it is zero. Therefore, according to KCL, the current through  $D_o$  will be equal to  $I_i$ .

$$V_{C1} = V_{S1} = I_i \sqrt{\frac{L_1}{C_1}} \sin \omega_{r1} t \quad (3)$$

$$V_{D2} = I_i \sqrt{\frac{L_1}{C_1}} \sin \omega_{r1} t - V_0 \quad (4)$$

#### Mode 6 ( $t_5 \leq t < t_6$ )

In this operating mode  $D_1$ ,  $D_2$ , and  $D_o$  are on, while  $S_1$  and  $S_2$  are off. Noticing Fig. 1b,  $v_{D1}$ ,  $v_{D2}$ , and  $v_{D_o}$  are zero, as well as  $i_{S1}$  and  $i_{S2}$ . In addition,  $v_{S1}$  and  $v_{S2}$  are equal to  $V_o$ . The voltages across  $C_1$  and  $C_2$  have constant values, which means the current through them are zero.

$$i_{D1} = i_{D2} = i_{L1} = I_i \sqrt{1 - \frac{C_1 V_0^2}{L_1 I_i^2} - \frac{V_0}{L_1} t} \quad (5)$$

#### Mode 7 ( $t_6 \leq t \leq t_7$ )

In this operating mode  $D_o$  is on, while  $S_1$ ,  $S_2$ ,  $D_1$ , and  $D_2$  are off. According to Fig. 1b,  $v_{D_o}$  is zero, as well as  $i_{S1}$ ,  $i_{S2}$ ,  $i_{D1}$ , and  $i_{D2}$ . In this operating mode,  $L_1$  resonates with  $C_1$  and  $C_2$

$$I_{C1} = I_{C2} = I_{L1} = -V_0 \sqrt{\frac{C_1}{2L_1}} \sin \omega_{r2} t \quad (6)$$

$$V_{S1} = V_{C1} = V_{S2} = V_{C2} = \frac{V_0}{2} (1 + \cos \omega_{r2} t) \quad (7)$$

$$i_{D0} = I_i - I_{C2} = I_i + V_0 \sqrt{\frac{C_1}{2L_1}} \sin \omega_{r2} t \quad (8)$$

conventional ones for satisfying the industrial oriented requirements is very valuable and important.

### 3. DESIGN CONSIDERATION

$$R = \frac{V_0^2}{P_0} = \frac{18^2}{30} = 12 \Omega$$

$$I_i = \frac{V_0^2}{R V_i} = \frac{P_0}{V_i} = 2.25 A$$

$$C_1 = \frac{1}{(2\pi f_{sk})^2 L_1} = \frac{4.06e-15}{L_1}$$

$$L_1 = \sqrt{\frac{4.06e-15}{1.5e-4}} = 0.1 \text{ mH}$$

$$C_1 = \frac{4.06e-15}{5e-6} = 0.4 \mu\text{F}$$

Figure 3: simulation results in MATLAB: (a) simulink model of soft switching DC-DC boost converter, (b)

output voltage and current, (c)&(d) ZVS condition across main switch and auxiliary switch, (e) closed loop circuit of soft switch dc-dc converter,(f) bode plot of the converter in open loop,(g) step response of the converter in open loop,(h) outpower,(j) gate to source voltage across switch s1, (k) gate to source voltage of switch s2,(l) drain to source voltage of switch s1, (m)drain to source voltage of switch s2, (n) hardware model of soft switching DC-DC boost converter,(o)simulink model of AC-DC boost converter,(p)primary and the secondary voltage across the transformer,(q)voltage and current across the bridge rectifier ,(r)output voltage and current of the AC-DC soft switching boost converter ,(s) total harmonic distortion of the input current without filter circuit,(t)total harmonic distortion with LC filter circuit ,(u)hardware model of the AC-DC soft switching boost converter,(v) 12volts dc voltage from the rectifier bridge ,(w) output voltage of the AC-DC softswitchingboostconverter

According to Fig. 3b, by turning  $S_1$  off, the voltage across it sinusoidally rises to 18 V, during the first resonant

According to Fig. 3c, by turning  $S_1$  off, the voltage across it sinusoidally rises to 18 V, during the first resonant mode. While  $S_1$  is off,  $v_{S1}$  is fixed on 8 V until the second resonant mode, which makes  $v_{S1}$  decrease to zero, sinusoidally. At the end of this mode,  $S_1$  turns on by ZVS.

According to Fig. 3d and fig 3l, by turning  $S_2$  off, the voltage across it sinusoidally increases to 8 V, during the first resonant mode.

According to Fig 3e and fig 3m, the bode plot of the soft switching dc-dc boost converter is obtained. It is found that the converter in open loop operation is unstable.

According to Fig 5f, the step reponse of the converter in open loop is obtained.it is found that the converter has high stady state error

From fig 3i the output voltage of 18 volts is shown in the CRO it is verified with the simulation result and the theoretical calculation

From fig 3p the primary and secondary voltage of the step down is shown it is found that the primary voltage is 30 volts AC and it is stepdown to 12 volts AC

From fig 3q the 12 volt AC voltage is rectified to 12 volts DC using the recifier bridge.

From fig 3r the output voltage of the 18 volts DC is obtained in the MATLAB simulink.

From fig 3s the input AC current has the toltal harmonic distortion of 44.9%

From fig 3t the total harmonic distortion of input AC current is reduced to 0.19% using a LC filter at the input side.

From fig 3 the DC 12volts is seen in the CRO from the rectifier bridge which is given as the input to the converter circuit.

From fig 3w the output voltage of 18 volts of the converter is seen in the CRO.which is verified from the MATLAB simulink and the theoretical calculation.

However, for the output powers between 26 and 33W the switching loss of the main switch is lower than the conduction loss of the auxiliary elements, which recommends that the usage of the auxiliary elements for achieving soft-switching feature is useful, and will lead to loss reduction for the proposed converter. Similarly, for output powers >33 W the conduction loss is higher than the switching loss, which means using auxiliary elements does not make any sense for having ZVS.

The hardware model is developed using the designed values. As shown in the design procedure.the gate pulses are generated using the 555 timer for both the switches of duty cycle 76% and 54% with 10khz as the frequency.

A AC-DC boost converter is also developed and simulated using the MATLAB simulation. The AC voltage of 230 volts is step down to 12volts AC using step down transformer then it is rectified to 12 volts DC with the bridge rectifier.the main advantage of this circuit is we can operate the boost converter with AC voltage.

The harwure model are developed with the following specifications as shown in the table below.

Mosfet, S1 and S2	Irf540, Irfz44n
Diode,D1,D2,D0,D3	1n5819
Input voltage, Vin	12v
Output voltage, Vout	18v
Switching frequency	10KHz
Capacitor C1 ,C2 and C0	0.4µf, 500µf
Inductor L and L1	1mH, 0.1MH

Table 1: stability analysis of open loop and closed loop





Figure 3

	Rise time(sec)	Settling time (sec)	Steady state error	stability	Phase Margin	Gain margin
Open loop	0.0032	0.0429	0.5	unstable	-37.5	-88.1

(a)



(b)







Fig. 2 Ideal waveforms of the voltages of DC-DC converter




(c)




(d)




(e)




(h)




(f)




(i)



(g)




(j)




(k)




(n)




(l)




(o)




(m)




(p)




(q)




(t)




(u)




(r)



(v)



(s)



(w)

### 5. Conclusion

In this paper, analysis, design, experimental, and simulation results of soft-switching boost ac-dc and dc/dc converter have been presented. By using the soft-switching technique, voltage and current stresses are reduced. At the end of the seventh operating mode, due to the resonant circuit, the voltage across the switches reduce to zero, which allows both switches. However, both switches have hard switching at the turning off transitions, due to the absence of ZCS conditions. Design considerations and device selection have been proposed in thorough details, using the equations obtained in analysis.. The proposed structure provided ZVS conditions at ON transitions, and decreased the voltage and current stresses of both main and auxiliary switches increase. From the simulation results is evident that the stability of the system increases to stable from unstable. The output is maintained constant with the help of controller. The steady state error of the system is decreased.

### 6. Acknowledgement:

The satisfaction and euphoria that accompany the successful completion of any task would be incomplete without the mention of people who made it possible and under whose constant guidance and encouragement the task was completed.

I extend my sincere thanks **Dr.P.USHA Professor, Department of Electrical and Electronics Engineering, Dayananda Sagar College Of Engineering, Bengaluru** who has encouraged me throughout the seminar work.

I also express my sincere regards and thanks to **Dr. K. Shanmukha Sundar, Professor & HOD, Department of Electrical and Electronics Engineering, Dayananda Sagar College Of Engineering, Bengaluru**. His incessant encouragement and valuable technical support have been immense help in realizing this seminar. His

guidance gave us the environment to enhance our knowledge, skills and to reach the pinnacle with sheer determination, dedicated and hard work.

### 7. Reference:

- [1] Babaei, E., Seyed Mahmoodieh, M.E., Mashinchi Maheri, H.: 'Operational modes and output-voltage-ripple analysis and design considerations of buck–boost DC–DC converters', *IEEE Trans. Ind. Electron.*, 2012, **59**, (1), pp. 381–391
- [2] Babaei, E., Seyed Mahmoodieh, M.E.: 'Calculation of output voltage ripple and design considerations of SEPIC converter', *IEEE Trans. Ind. Electron.*, 2014, **61**, (3), pp. 1213–1222
- [3] Mashinchi Mahery, H., Babaei, E.: 'Mathematical modeling of buck–boost dc–dc converter and investigation of converter elements on transient and steady state responses', *Int. J. Electric. Power Energy Syst.*, 2013, **44**, (1), pp. 949–963
- [4] Babaei, E., Mashinchi Mahery, H.: 'Investigation of buck–boost DC–DC converter operation in discontinuous conduction mode (DCM) and the effect of converter elements on output response using a mathematical model based on Laplace and Z-transforms', *Electr. Power Compon. Syst.*, 2015, **43**, (13), 1509–1522
- [5] Husev, O., Liivik, L., Blaabjerg, F., et al.: 'Galvanically isolated quasi-Z-source DC-DC converter with a novel ZVS and ZCS technique', *IEEE Trans. Ind. Electron.*, 2015, **62**, (12), pp. 7547–7556
- [6] Babaei, E., Mofidi, A., Laali, S.: 'Analysis of the transformerless boost DC-DC converter with high voltage gain in different operating modes and critical inductance calculations', *Bull. Electr. Eng. Inform.*, 2015, **4**, (2), pp. 136–146
- [7] Davaran Hagh, E., Babaei, E., Mohammadian, L.: 'A new modeling method and controller design for a DC-DC zeta converter', *Electr. Eng. Res.*, 2015, **3**, (1), pp. 8–17
- [8] Chang, C.H., Cheng, C.A., Chang, E.C., et al.: 'An integrated high-power-factor converter with ZVS transition', *IEEE Trans. Power Electron.*, 2016, **31**, (3), pp. 2362–2371
- [9] Filho, H.M.O., Oliveira, D.S., Praça, P.P.: 'Steady-state analysis of a ZVS bidirectional isolated three-phase DC–DC converter using dual phase-shift control with variable duty cycle', *IEEE Trans. Power Electron.*, 2016, **31**, (3), pp. 1863–1872
- [10] Safaee, A., Jain, P.K., Bakhshai, A.: 'An adaptive ZVS full-bridge DC–DC converter with reduced conduction losses and frequency variation range', *IEEE Trans. Power Electron.*, 2015, **30**, (8), pp. 4107–4118
- [11] Sha, D., Lin, Q., You, F., et al.: 'A ZVS bidirectional three-level DC-DC converter with direct current slew rate control of leakage inductance', *IEEE Trans. Ind. Appl.*, 2016, **PP**, (99), pp. 1–11
- [12] Analysis and design of a soft-switching boost DC/DC converter Ebrahim Babaei, Amin Abbasnezhad,